Ticket #4087 (closed enhancement: fixed)
[has-patch] Update verilog syntax highlighting to support latest SystemVerilog standards
Reported by: | purdeaandrei | Owned by: | andrew_b |
---|---|---|---|
Priority: | minor | Milestone: | 4.8.25 |
Component: | mcedit | Version: | master |
Keywords: | verilog systemverilog syntax | Cc: | |
Blocked By: | Blocking: | ||
Branch state: | merged | Votes for changeset: | committed-master |
Description
Hello,
I'm going to attach a set of patches to update the Verilog syntax highlighting file to support the latest SystemVerilog? standards.
Attachments
Change History
Changed 5 years ago by purdeaandrei
- Attachment patches.zip added
comment:1 Changed 5 years ago by andrew_b
- Owner set to andrew_b
- Status changed from new to accepted
- Milestone changed from Future Releases to 4.8.25
comment:2 Changed 5 years ago by andrew_b
- Status changed from accepted to testing
- Votes for changeset set to committed-master
- Resolution set to fixed
- Branch state changed from no branch to merged
Thanks!
Applied as [8d4009134460e7eb3644c06f98649404699134f2].
git log --pretty=oneline e132d7177..8d4009134
Note: See
TracTickets for help on using
tickets.
patches